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Vertical diodes of epitaxial graphene on n À 4H-SiC were investigated. The graphene Raman spectra exhibited a higher intensity in the G-line than the 2D-line, indicative of a few-layer graphene film. Rectifying properties improved at low temperatures as the reverse leakage decreased over six orders of magnitude without freeze-out in either material. Carrier concentration of $10 16 cm À3 in the SiC remained stable down to 15 K, while accumulation charge decreased and depletion width increased in forward bias. The low barrier height of 0.08 eV and absence of recombination-induced emission indicated majority carrier field emission as the dominant conduction mechanism. Single and multilayer graphene films have been the topic of abundant research for their unique properties as a twodimensional material. 1 Among the many methods of producing graphene, such as mechanical exfoliation of highly oriented pyrolitic graphite (HOPG), 2 chemical vapor deposition (CVD) on transition metal surfaces, 3, 4 Si sublimation from either Si-or C-face oriented SiC, 5, 6 graphene oxide reduction, 7 and reduction of solid carbon sources, 8 among others, most graphene has needed a post-growth substrate transfer step. While graphene transfer technology has rapidly advanced, epitaxial graphene (EG) on SiC does not necessarily need such a step, and has been used in large-area integrated circuit fabrication. 9 Graphene-based transparent electrical contacts to semiconductor surfaces have been demonstrated as well. 10 Therefore, the vertical graphene/SiC heterojunction could be applied in a SiC-based device.
Depending on the metal used, the Fermi level could be engineered such that the graphene could be doped either n-or p-type, and the metal-graphene junction could be either unipolar or bipolar. 11 In a vertical structure, the substrate type has additional influence on the conduction properties. In past work, we have demonstrated excellent diode rectifying properties by growing nanocrystalline diamond (NCD) on epitaxial layers of 4H-SiC, 12, 13 and most recently have discussed minority carrier injection based graphene/p-SiC vertical heterojunctions.
14 Here, we report on the vertical conduction properties of EG grown on n-type 4H-SiC, which is the material used in the contact area of n-channel SiC field-effect transistors.
An 18 lm thick SiC epitaxial layer with n-type conductivity (N D ¼ 8 Â 10 15 cm
À3
) was grown on a 4 towards ½1 102 cut n þ 4H-SiC substrate. 15 Epitaxial graphene was formed on this Si-face 4H-SiC epilayer using Si sublimation techniques described by Tedesco et al. 5 Specifically, the SiC surface was etched in situ for 5 min at 1520 C under 80 slm (standard liters per minute) H 2 flow, followed by EG growth for 2 h at 1620 C under 20 slm Ar flow, and a cooldown to 800 C under 10 slm Ar flow. Device processing was performed using an etch-back process in order to avoid modifying the chemical and electrical properties of the graphene sheets by exposure to photoresist and organic solvents. 14 Therefore, e-beam evaporation of 20/100 nm thick Ti/Al with the Ti contacting the EG was performed first. The Ti layer improved Al adhesion to the graphene surface, and the Al layer ensured the graphene was electron-populated due to the negative Fermi level difference between the Al and graphene work functions. 16 The metal contacts were processed with an etch-back recipe (no lift-off) and developer-only photoresist removal. Vertical diode structures were formed with a six-step process: (1) resist patterning of the blanket metal coated samples to form a metal mask for mesa etching, (2) Al etching with a Transene Al Etch Type A, then Ti etching with a buffered oxide etchant dip, (3) graphene mesa etching in O 2 plasma, (4) second resist pattern of the metal layers, (5) second Al and Ti metal etch to form contacts, and (6) back-side SiC substrate metallization with a 300 nm thick blanket Al film, without any contact annealing. Figure 1 (a) shows the fabricated vertical diode structures.
Electrical measurements were performed from the topside to the back-site metal contacts, with the exception of the Hall and sheet/contact resistance measurements, measured using Van der Pauw (VDP) and linear transfer length method (LTLM) structures. The electrical measurements were performed using an Agilent 4156c parameter analyzer connected to a Janis LHe-cooled probe station. Raman spectroscopy was performed in a WITec confocal Raman setup with a 532 nm excitation line, 50 lm diameter collection fiber, 0.9 numerical aperture, and a 360 nm spot size. The collection volume was about 0.12 lm 3 for the approximately 1 lm depth resolution of the instrument.
An edge region of a graphene mesa ( Fig. 1(b) ) was mapped using the confocal Raman spectroscopy setup described above. (spectrum 2) and center of the graphene mesa (spectra 3 and 4) are given in Fig. 1(c) , and compared with a spectrum from a region without graphene (spectrum 1). The defect-associated D-line was observed in spectrum 2 only, where the EG may have been partially etched by the O 2 plasma. The splitting of the G-line and the shift of the 2D line to a smaller wavenumber indicated layer nonuniformity around the etched EG edges. 17 The colors on both maps suggested good uniformity of the graphene away from the mesa edges. The greater intensity of the G-line with respect to the 2D line is usually indicative of few-layer graphene when on-axis SiC substrates are used. 4 A SiC substrate with a higher degree of miscut, and thus higher steps, will result in thicker EG compared to growth under identical conditions on SiC with a lower degree of miscut. From Fig. 1(b) , we calculated 24-35 nm step heights for 4 miscut from the distance between terraces. The contrast between the graphene-covered area (right) and the ntype SiC surface (left), as well as small wrinkles in the EG near the step edges, qualitatively suggests the presence of 2-3 layers of EG Dimitrakopoulos et al. have reported 1-2 layers of EG on Si-face SiC with terraces' spacing comparable to that in our samples, and a minor effect of steps orientation with respect to current flow on the EG mobility. 18 Regardless of the precise number of EG layers, we emphasize that consistently stacked few-layer graphene will not have an energy gap and vertical conduction would be determined solely by electron transport into the SiC through the buffer layer.
Vertically measured current-voltage characteristics as a function of temperature are presented in Fig. 3(a) . Even though the current decreased at cryogenic temperatures in both forward and reverse biases, no evidence of carrier freezeout at low temperatures was observed. The sheet and contact resistances (R SH and R C ) of the EG were measured on a LTLM test structure. R SH increased from 1408 X/sq. at 300 K to 1706 X/sq. at 30 K, while R C was maintained within the 3-7 Â 10 À6 X cm 2 range. Using standard analysis techniques for metalsemiconductor contacts, 19, 20 the forward-bias barrier height was extracted to be 0.08 eV from the Richardson plot in Fig.  3(b) . Our hypothesis is that the image force caused by electrons in the graphene lowered the barrier height sufficiently to maximize tunneling probability into states close to the SiC conduction band edge. This mechanism, known as field emission, will have higher probability than electron tunneling into higher energy states (thermionic emission). 21 The model for barrier height extraction followed the Arrhenius behavior down to 140 K only. On the other hand, the 
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Tadjer et al. Appl. Phys. Lett. 100, 193506 (2012) influence of the ideality factor, presented in the nk B T/q-k B T/q plot ( Fig. 3(b) inset), resulted in nearly temperatureindependent behavior (nk B T % 31-32). This behavior has been shown to support field emission as the dominant conduction mechanism throughout the entire temperature range in classical metal-semiconductor interfaces. 22 In addition, Li et al. have demonstrated field emission at high temperatures in few-layer graphene dispersed on copper. 23 It should be noted that metallic contacts to 4H-SiC typically obey thermionic emission laws with a near-unity slope on a nk B T/ q-k B T/q plot, as demonstrated by Roccaforte et al. 24 Therefore, in forward bias, the graphene acted as a temperatureindependent charge-supply film causing field emission of electrons through the barrier layer into the SiC.
Independent capacitance-voltage analysis in reverse bias was carried out as well. The barrier height, extracted from the x-axis intercept of the 1/C 2 curves and presented in Fig. 4(a) , remained in the 0.55-0.75 eV range down to 80 K but increased sharply to 1.09 eV at 15 K. This result corroborated the barrier height temperature dependence observed below 80 K in forward bias. Typically, barrier height values are often lowered by defect-preferential conduction in a Schottky contact. Here, this could have occurred along the graphene mesa edges, where a D-line was observed.
The barrier height increase in reverse bias was correlated with the decrease in reverse current (Fig. 3(a) ). The reverse bias current decreased more than six orders of magnitude in the 15-290 K measurement range. Considering that carrier donors in both EG and SiC remained active at low temperature, and that the depletion widened only by 0.08 lm (from 0.26 lm at RT to 0.35 lm at 15 K), the only major impediment for electron transfer from the EG to the SiC was the increased barrier height difference between the two layers. The linear increase in barrier height with T À1/4 ( Fig. 4(a) ) suggested that the graphene film followed Mott's variable range hopping conductivity law. 25 The capacitance-voltage analysis in Fig. 4(b) determined that the bulk carrier concentration of the 4H-SiC epilayer remained close to 1.05 Â 10 16 cm À3 up to 1 lm depletion width in the 15-300 K range. However, the 1 V forward-bias electron concentration decreased from about 6 Â 10 19 cm
À3
at RT to 2 Â 10 17 cm À3 at 15 K (Fig. 4(b) inset) . Combined with the wider space charge region for low temperatures (9 nm at RT versus 21 nm at 15 K), it follows that less electrons will diffuse from the SiC into the EG sheets in forward bias. The heterojunction was identically biased under an 
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Tadjer et al. Appl. Phys. Lett. 100, 193506 (2012) UV-IR spectrum sensitivity CCD to detect any possible emission from the junction. Unlike the EG/p-SiC junction in Ref. 14, no luminescence was observed, supporting the hypothesis that the EG/n-SiC heterojunction diode is a majority carrier device. EG/n À 4H-SiC heterojunctions have been investigated. The insertion of the graphene layer between the metal and SiC interface converted the conduction mechanism from thermionic emission to field-emission with a low defectassisted forward bias barrier height. Comparable current levels in forward and reverse biases at room temperature converted to a Schottky-like conduction behavior at cryogenic temperatures. The reverse current decreased by over six orders of magnitude, resulting in much-improved rectifying properties at cryogenic temperatures. Absence of photon emission in forward bias indicated a majority carrier unipolar device. Integrated into an epitaxial SiC device process, such low turn-on voltage heterojunctions could offer an attractive contact solution. 
